TLB-simple test failing on win64 with output mismatch
https://github.com/DynamoRIO/dynamorio/actions/runs/3085334031/jobs/4988504599
202/284 Test #202: code_api|tool.drcachesim.TLB-simple ..........................***Failed Required regular expression not found. Regex=[^Hello, world!
?
---- <application exited with code 0> ----
?
TLB simulation results:
?
Core #0 \(1 thread\(s\)\)
?
L1I stats:
?
Hits: *[0-9,\.]*
?
Misses: *[0-9,\.]*
?
Compulsory misses: *[0-9,\.]*
?
Invalidations: *0
?
Miss rate: [0-3][,\.]..%
?
L1D stats:
?
Hits: *[0-9,\.]*
?
Misses: *[0-9,\.]*
?
Compulsory misses: *[0-9,\.]*
?
Invalidations: *0
?
Miss rate: *[0-9]*[,\.]..%
?
LL stats:
?
Hits: *[0-9,\.]*
?
Misses: *[0-9]..?
?
Compulsory misses: *[0-9,\.]*
?
Invalidations: *0
?
Local miss rate: *[0-9,.]*%
?
Child hits: *[0-9,\.]*
?
Total miss rate: 0[,\.]..%
?
Core #1 \(0 thread\(s\)\)
?
Core #2 \(0 thread\(s\)\)
?
Core #3 \(0 thread\(s\)\)
?
$
] 9.69 sec
Hello, world!
---- <application exited with code 0> ----
TLB simulation results:
Core #0 (1 thread(s))
L1I stats:
Hits: 2,781,925
Misses: 40,149
Compulsory misses: 234
Invalidations: 0
Miss rate: 1.42%
L1D stats:
Hits: 1,169,077
Misses: 178,359
Compulsory misses: 235
Invalidations: 0
Miss rate: 13.24%
LL stats:
Hits: 215,178
Misses: 3,330
Compulsory misses: 465
Invalidations: 0
Local miss rate: 1.52%
Child hits: 3,951,002
Total miss rate: 0.08%
Core #1 (0 thread(s))
Core #2 (0 thread(s))
Core #3 (0 thread(s))